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Abstract
The next generation of vertexing detectors in collider experiments will require order of magnitude increases in
readout speed and increased background rates. The CAP12 continues the evolution of a number of binary, 3T based
pixel detector related technologies at the University of Hawaii (UH) to address readout speed, density requirements,
and background rate issues. The CAP12 takes the HIXEL (Hexagonal Pixels) readout method developed at UH and
combines it with faster digital logic, column based threshold biasing, and manufactured on a 0.2 μm SOI CMOS tech-
nology. Pixel size has been reduced to 30 μm by 30 μm and on die threshold DACs are intended to improve analog
performance and biasing. The chip architecture is presented as well as simulations and preliminary results.
c©2011 Elsiever BV. Selection and/or peer-review under responsiblity of the organizing committee for TIPP 2011.
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1. Introduction
The upgrade to the KEK accelerator will contain the Belle II detector which will have a luminosity of 1036cm−2s−1.
The detector will require a new and upgraded silicon vertex detector (SVD) to measure charged particle tracks with
tens of μm-resolution and sub 100 ns-timing in order to reconstruct the vertices of particle decays. In order to cope
with the high background levels near the interaction point, the SVD must be a pixel detector to reduce the occupancy
to manageable levels. The currently accepted SVD will function for initial operation, but an upgraded SVD will be
required once the full design luminosity is reached.
The aim of the Continuous Acquisition Pixel (CAP) series at the University of Hawaii is to develop prototype
active pixel detectors for high luminosity SVDs. Diﬀerent manufacturing technologies have been explored as well as
diﬀerent pixel and readout designs. This paper focuses on the culmination of the CAP series, a fully depleted silicon
on insulator CMOS technology using hexagonal pixel readout technology.
1.1. Process
The manufacturing process is a 0.20 μm Fully-Depleted SOI CMOS process by Lapis Semiconductor Co., Ltd.
formerly OKI Semiconductor Co., Ltd. The manufacturing process is targeted for many varied applications and
in particular, pixel detectors [1]. There is a vibrant pool of users including KEK, FNAL, LBNL, and others. The
manufacturing process is undergoing continuing research, development, and improving continually.
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Figure 1: The charge collection mechanism in a bulk, high resistivity, thinned SOI CMOS process.
Advantages of the SOI process include isolating the high resistivity sensor substrate from the low resistivity
CMOS circuit layer by a Buried Oxide (BOX) layer, preventing latch up and adding additional radiation hardness.
The electrical separation of layers allows for both NMOS and PMOS transistors in the circuitry layer above the BOX
without the PMOS transistors acting as parasitic collection wells. With thinning the device to 50 μm and depleting
the substrate, high charge collection eﬃciency can be realized.
2. Pixel Structure and Readout Types
The basic pixel structure used is a binary, over threshold system. Each 3T collection diode is input to an in-pixel
comparator. The comparator, a diﬀerential pair for compactness and acceptable threshold measurement, is fed with
the output of the 3T as well as a chip-wide threshold value. Once the output of the 3T crosses the designated threshold
value, the comparator turns on. A one-shot on the output of the comparator is used to prevent multiple output pulses
when the signal is near threshold and varies slightly due to noise [2].
In exploring ways to increase readout speed in pixel detectors, two space-time hit correlation techniques have been
used in the CAP series: a binary shifting method and a hexagonal shifting method. Each method shares the common
3T and comparator features, while the remaining logic diﬀers in each readout method.
2.1. Binary
The binary method of shifting has been used in the CAP 4, 5, 7, and 11 designs. The output of the comparator and
ﬂip ﬂop, as described above, is input to D ﬂip ﬂops with diﬀerent clocks in order to create a pulse of deﬁned width.
The pulse is then OR’ed with the similar signal (delayed by one clock cycle) from the adjacent left and right pixels.
In this way, a single pixel, once turned on, will propagate its hit signal to the periphery along the row and oﬀ chip. A
block diagram can be seen in Figure 2.
The hit signals for a row are then output oﬀ chip for processing. Since the array size is known, the software can
calculate the time diﬀerence between hit signals to recreate which pixel was hit. This reconstruction works well for
low occupancy, but becomes impossible to successfully recreate hits for high occupancy values with only two bits of
information. Occupancy values of a few percent are usable, beyond that the pixels almost all are reconstructed as on.
Figure 3 shows ﬂow from a pixel turning on to reconstruction in software.
Since the shifting logic must be in each pixel cell, the pixels grow in size. The digital logic surrounding the
analog components creates an additional source of noise. Clock distribution also becomes a challenge, as at least
four diﬀerent clock signals need to be propagated to each cell with little jitter. The clock distribution has became a
challenge to address in the layout. Finally, the binary shifting method only uses two bits of information to recreate
hits, limiting the occupancy levels as well as creating potential fake and ghost hits.
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Figure 2: Block diagram comparing Binary vs. Hexagonal in pixel logic. Both binary and hexagonal cells contain a 3T and comparator (small box).
The binary cell contains the shifting logic contained in the larger box. The hexagonal cell moves the shifting logic outside pixel array. Having less
logic contained in a pixel cell reduces the cell size and removes the need for digital signals to traverse the pixel array.
Figure 3: The reconstruction steps in the binary readout method. A hit is registered in a pixel (Row 2, Column 3). The hit is propagated to the left
and right in row 2 until the periphery, where the streem of data is output to a computer. The computer correlates the left out and right out signals to
reconstruct the hit position in the array.
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Figure 4: A ghost hit reconstructed from two events. If a hit occurs in pixel 1 and pixel 3, without triggering the reconstruction software has the
possibility to reconstruct a hit at pixel 2. Triggering can reduce, and in many cases, eliminate, ghost hits since the software can better correlate the
output data stream to pixel locations, since the size of the array is known.
2.1.1. Fake and Ghost Hits
Fake and ghost hits occur when the software incorrectly reconstructs hits from the output signals. Such an event
occurs if the occupancy is high and therefore many output signals are high. Another case of fake hit reconstruction
can occur if pixels turn on in bunches. If multiple hits are registered along the row roughly equal distance away from
each periphery, the reconstruction software has diﬃculty in correctly grouping hits.
A ghost hit can occur when the software must reconstruct hits without any trigger. An example is presented in
Figure 4. In the example, pixel 1 and pixel 3 are both triggered at the same time, t0. The reconstruction software
might incorrectly reconstruct a hit also occurring in pixel 2. With triggering, the additional time information can be
used to calculate that no event could have occurred in pixel 2 at t0.
Due to the clock distribution issue, as well as the fake and ghost hit reconstruction, an improved readout method
was developed, as described in the next section.
2.2. Hexagonal
The hexagonal pixels was ﬁrst studied in Hawaii in 2008 with the CAP8 design to improve on issues with the
binary readout [3]. Three outputs from a pixel was decided upon to increase the information available to the re-
construction software and reduce the likelihood of fake hits. The additional bit of hit information also improves the
ability to reconstruct hits for slightly higher occupancy levels. Due to the hexagonal pixel grid, we refer to this readout
method as HIXEL.
Each pixel outputs the hit information to transfer lines outside of the active matrix. The transfer lines contain
all the transfer logic and the required clock signals. Each pixel is connected to three separate bus lines which pass
through a pixel vertically (90◦ with respect to the horizontal), and +/- 30◦. The bus lines act as a wire OR to each pixel
which the bus passes over. Figure 5 shows how the outputs are arranged. At the periphery shifting logic, the same
shifting principal is employed in the original binary design. The reconstruction software employs the same technique
to reconstruct the hits, by matching coincidences between the three hit signals.
The hexagonal readout method oﬀers lower occupancy than analog readouts and fewer channels than the previous
2-bit binary readout. Higher speed readout will allow more data to be collected. Fewer ghost hits, on the order of
2-10x less than the previous binary readout method, will improve the quality of the data collected.
2.3. Transferline Multiplicity
It is now possible to have several transfer lines to control the output direction of a signal. The number of transfer
lines per output direction is called the transfer line multiplicity (TLM). Figure 6 is an example of TLM = 4. The
output of the ﬁrst column if pixels connects to the transfer line 1, column 2 connects to transfer line 2, etc. Column 5
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Figure 5: The output of a single pixel. Each pixel along a bus line is connected, via pull down transistors, to the line. Hence the line acts as a wire
OR. The periphery contains the shift logic, which is similar to the shift logic in the binary readout method.
Figure 6: Example of TLM = 4, where each transfer line connects to every 4th periphery bus line. Adding transfer line multiplicity lowers the
eﬀective occupancy at the expense of additional periphery logic.
connects to transfer line 1 again, thereby reducing the eﬀective pixel connections to a transfer line by a factor of 4.
Increasing the TLM decreases the occupancy of the transfer line. Additionally, as less shift stages are present on the
transfer line, the data appears to shift further down the matrix, eﬀectively increasing the readout speed. As a result of
these two factors, the fake hits per trigger decreases as ∝ 1/TLM3.
We can plot out the average number of reconstructed hits as a function of the TLM by running simulations. The
results of such a simulation are plotted in Figure 7. A TLM = 24 will generally reconstruct no fake hits. A TLM = 12
is a good trade-oﬀ between reconstruction eﬀort and amount of space on chip for transfer line logic. An additional
advantage of less TLM = 12 is the output pins are half of what is required for TLM = 24. Table 1 summarizes the
binary readout method, the hexagonal readout, and an analog readout with various important metrics in choosing a
readout method [4].
3. CAP12 Design Overview
The CAP12 uses the hexagonal readout method on the Lapis Semiconductor 0.2 μm SOI manufacturing process.
The overall chip dimensions are 2.4 mm x 2.4 mm. Figure 8 shows a top level schematic view of the CAP12 ASIC.
The CAP12 was designed with a total of 1,296 pixels with a 500 ns integration time. The periphery logic is designed
to operate at 500 MHz+, much faster than previous designs. The primary logic in the transfer lines are the D ﬂip ﬂops,
which both constrain the size of the transfer logic, and the speed. The ﬂip ﬂops are tested to work at over 500 MHz
with a power consumption of 36 μW.
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Figure 7: Average number of reconstructed hits per trigger vs. the TLM. The average number of pixels illuminated during a simulated hit is 6 pixels
(three from a seeded hit and 3 from a background hit). A TLM = 24 generally recreates no fake hits.
Table 1: Comparison of detector types and the occupancy values. The highlighted row (Binary Hexagonal TM = 12) is the basis for the CAP12
design.
Detector Matrix Pitch Shift Clock Outputs (Eﬀective) Occupancy
Binary 800x240 25μm square 2 MHz (Internal lines) 480 0.124
Binary 800x240 25μm square 10 MHz (Internal lines) 480 0.005
Binary Hexagonal TM = 8 960x240 25μm hexagonal 100 MHz (External lines) 48 2.2E-04
Binary Hexagonal TM = 12 960x240 25μm hexagonal 100 MHz (External lines) 72 5.2E-05
Binary Hexagonal TM = 24 960x240 25μm hexagonal 100 MHz (External lines) 144 2.7E-05
Analog Rolling Shutter 420x120 50μm square 9μs Integration Time 120 0.016
Figure 8: Top level view of the CAP12 ASIC. The die size is 2.4 mm x 2.4 mm. The main array is visible surrounded on the top, left, and bottom
sides by darker bands, which is the periphery logic. The DACs are along the bottom of the main array, which determine the width of each pixel.
This version is intended as a prototype for testing and therefore contains many extra bond wires for test structures.
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Figure 9: The schematic view of a single hexagonal pixel. New threshold control puts a small capacitor in each cell to store the comparator
threshold value, limiting voltage change during threshold adjustments.
3.1. Pixel Detail
Each pixel cell in the array is a common design. A single pixel is on the order of 33 μm wide by 32 μm tall.
The 3T and comparator have been used in previous designs to good eﬀect. Both the 3T and comparator have been
slightly modiﬁed to improve noise performance and isolation from both neighboring components and substrate issues.
Additional protection structures will further reduce pixel to pixel chatter and noise. The one shot logic has also been
used to good eﬀect in previous designs.
As described earlier, the output of each pixel is connected to three separate bus lines. The bus lines are tied high on
the periphery. When a pixel is turned on, the bus lines are pulled down by NMOS transistors. While this arrangement
uses slightly more power than active high logic, the space savings in the wire OR’ed design allows for smaller pixel
design.
3.2. Comparator Threshold Control
In previous designs, the comparator threshold value was input oﬀ chip and passed to every pixel. The threshold
had shifts across the array causing a region of the array to work correctly, while neighboring regions would either
never turn on or always be on. The comparator, a diﬀerential pair, typically requires around 10 mV stability to ensure
pixels uniformly transition on input from the 3T. The comparator has a typical transition time for a minimum ionizing
particle of 10 ns with 14 μW of power use.
In order to address the voltage drop in the comparator threshold across the array, independent 8-bit DACs in the
periphery drive the comparator threshold for each column. The DACs are loaded via shift registers, each independently
controlled, and can be updated approximately once per millisecond. The DACs are a classical R-2R arrangement used
in other designs. An independent test structure DAC is available for testing and calibration.
To limit the amount of voltage drop across the vertical threshold lines, as well as to prevent the threshold from
making large swings on the input to the comparator, each cell has a storage capacitor and a simple switch to the
threshold bus line. Once each DAC is serially loaded and the DAC output for each threshold bus is stable, the switch
will be closed, charging the capacitor. During this charging phase, the threshold will be unstable, and the pixel reset
cycle will occur. Once the reset of each pixel is complete, the switch will be opened and the pixel can be set in an
active state.
Due to the compact nature of the pixel cell, the DACs must be compact. The resistor size for each DAC are the
limiting factor, and as such each DAC is 26 μm x 36 μm. The DACs are the limiting factor in the width of the pixel
array. The DAC has an LSB=0.007 V and, more important to this application, no gaps in the output voltage. The
integral non-linearity of the 8-bit DAC can be seen in Figure 10.
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Figure 10: The integral non-linearity of the 8-bit DAC. The LSB=0.007V and there are no gaps in the output voltage over the voltage range
(0-1.8V).
4. Conclusion
The CAP12 represents the culmination of many previous ASICs, incorporating many lessons learned such as
removing chattering pixels and optimizing a TLM = 12. Improved layout techniques should improve noise and
biasing eﬀects, while shrinking pixel sizes to 33 μm by 32 μm. Further reﬁnement of standard components has been
performed to reduce power consumption, with the comparators using 14 μW and the ﬂip ﬂops using 36 μW.
Integrated 8 bit DACs for each column of pixels will mitigate bias drops from long bias lines across the chip, as
well as freeing up external pins on the package. In pixel capacitors will further improve any threshold shifts due to
leakage.
Additional isolation of the periphery shifting logic has been performed, to further separate the high speed digital
components from slower digital and analog components. The reconstruction software has been further updated and is
more modular, allowing for quick testing. The design is also compatible with previous evaluation PCBs, for reduced
cost and ease of testing.
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